

LERNER AND GREENBERG, P.A. PATENT ATTORNEYS AND ATTORNEYS AT LAW

2200 Hollywood Boulevard Hollywood, Florida 33020 Tel: (954) 925-1100 Fax: (954) 925-1101 Telex: 271162 CANTATA Internet: Patents@patentusa.com

Mailing Address: Post Office Box 2480 Hollywood, FL 33022-2480 New York Office: 153 E 57th Street Suite 15G New York, NY 10022 Tel: (212) 753-7124



Adam A. Jorgensen (Pat. Agent) Werner H. Stemer (Pat. Agent) Otto S. Kauder (Pat. Agent)

Herbert L. Lerner (NY Bar) Laurence A. Greenberg (FL Bar)

"Express Mail" mailing label number <u>EM405383285US</u>
Date of Deposit <u>February 9, 1998</u>

XIOMARA D. JUNCO

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Docket No.: GR 95 P 1411

Date: February 9, 1998

Hon. Commissioner of Patents and Trademarks Washington, D.C. 20231

Sir:

Enclosed herewith are the necessary papers for filing the following application for Letters Patent:

Applicant : GUNTHER PLASA

Title : METHOD FOR PRODUCING A MEMORY CELL

2 sheets of formal drawings in triplicate. A check in the amount of \$790.00 covering the filing fee. Information Disclosure Statement and 10 References. PCT Publication (cover sheet only).

This application is being filed without a signed oath or declaration under the provisions of 37 CFR 1.53(d). Applicants await notification of the date by which the oath or declaration and the surcharge are due, pursuant to this rule.

The Patent and Trademark Office is hereby given authority to charge Deposit Account No. 12-1099 of Herbert L. Lerner for any fees due or deficiencies of payments made for any purpose during the pendency of the above-identified application.

Respectfully submitted.

LAURENCE A. GREENBERG REG. NO. 29,308

LAG:tg

METHOD FOR PRODUCING A MEMORY CELL

5 Cross-Reference to Related Application:

This application is a continuation of International Application Serial No. PCT/DE96/01477, filed August 7, 1996, which designated the United States.

10 Background of the Invention:

Field of the Invention:

The invention relates to a method for producing a memory cell in an integrated circuit starting from a whole-area silicon layer on a dielectric.

Memory cells are EEPROMs and flash EEPROMs. The silicon layer may be monocrystalline, polycrystalline or amorphous silicon. The dielectric which is used is usually silicon dioxide, for example as a gate oxide, or silicon nitride.

20

25

In the production of memory cells of that type, a polysilicon layer for a following structuring on a dielectric is generally produced in the course of the first method steps. The desired structuring, in particular of transistor gates, is carried out through the use of photolithography. The etching processes which are used in that case make very high requirements of the photoresist. The wet-chemical etching processes, in particular,

25

produce relatively large, greatly varying undercuts and lead, in principle, to concave polysilicon edges which can only be treated with difficulty from the standpoints of production engineering and planarization.

5

10

In polysilicon etching processes, there is the risk of the gate oxide situated under the polysilicon becoming damaged. Since, moreover, the selectivity between the polysilicon and the silicon oxide is insufficient during etching, in a manner dictated by the system, the gate oxide is thinned in an unreproducible manner outside the gate regions in the source/drain regions which are to be produced later, with the result that the gate oxide, for defined source/drain implantation, has to be completely removed and replaced by an oxide that is to be newly formed. That necessitates a further wet-chemical etching process.

The last-mentioned etching produces a hollow groove in the gate oxide under the polysilicon gate edge, which produces a nonhomogeneous, difficult-to-control transition from the gate to the source/drain region with corresponding yield and reliability risks for the transistor. With regard to cleaning and to the oxidation behavior, such a hollow groove can only be controlled with difficulty in terms of process engineering. In particular, the insulation strength of an insulation oxide, formed thereon, with respect to a second polysilicon layer, for example in an EEPROM process, is adversely influenced by this fact.

10

Furthermore, for the purpose of producing MOS transistors,

German Published, Non-Prosecuted Patent Application 27 39 662

discloses covering the silicon layer with a layer which serves
as an oxidation protection, structuring the oxidation protection
layer through the use of photolithography in order to produce a

mask through the use of etching the oxidation protection layer
and uncovering the polysilicon in the unmasked regions, and
converting the polysilicon in the uncovered regions into silicon
dioxide through the use of local oxidation.

IEEE Transactions on Electron Devices, Vol. ED 28, No.1,
January 1981, pages 77-82 and Vol. ED 31, No.10, October 1984,
pages 1413 to 1419 describes the production of a MOS circuit
and of an EPROM. Furthermore, Published Japanese Patent
Application 57-42169 and Published European Patent Application
0 294 699 A2 describe methods for producing memory cells.
However, a relatively large number of method steps are
required for producing a dielectric.

20

25

Summary of the Invention:

It is accordingly an object of the invention to provide a method for producing a memory cell, which overcomes the hereinaforementioned disadvantages of the heretofore-known methods of this general type and which is simple.

With the foregoing and other objects in view there is provided, in accordance with the invention, a method for producing a memory cell having a transistor and a capacitor in an integrated circuit, which comprises initially providing a whole-area polysilicon layer; covering the polysilicon layer with an oxidation protection layer; structuring the oxidation protection layer by photo-lithography to produce a mask covering a gate region and a field region of the transistor by etching the oxidation protection layer and uncovering the polysilicon in unmasked regions, causing the oxidation protection layer remaining over the field region to form a dielectric and the underlying polysilicon to form a first electrode of the capacitor; converting the polysilicon of the polysilicon layer in regions freed from the oxidation protection layer into silicon dioxide by local oxidation; applying a further polysilicon layer with an inclusion of a remaining oxidation protection layer; applying and structuring a photoresist mask to cover a region of the further polysilicon layer disposed above the field region for forming a second electrode of the capacitor; producing the second electrode of the capacitor by etching the further polysilicon layer in the unmasked regions; and if appropriate removing the oxidation protection layer in regions not required for a remainder of the production process.

25

20

A basic concept of the invention may thus be seen in the fact that the structuring of the polysilicon, that is to say the

25

5

removal of unnecessary polysilicon areas, is achieved not by conventional etching, but by conversion into silicon dioxide. The invention has the advantage of causing no gate oxide overetching and no associated hollow groove formation under the polysilicon edge to arise, with the result that a homogeneous transition in the gate oxide from the gate region to the source/drain region is provided in the case of MOS transistors. Furthermore, the polysilicon side edge is completely embedded in a homogeneously grown oxide having a thickness which corresponds approximately to at least that of the polysilicon. insulation strength with respect to an optionally superior, second polysilicon layer, as in the case of an EEPROM, for example, is thereby determined only by the planar and therefore easy-to-control thickness of the nitride layer originally serving as a structuring mask for the first polysilicon layer or, if appropriate, of a different dielectric, since the limiting influence of the polysilicon edge is no longer present.

Furthermore, the invention avoids the disadvantage existing with conventional methods in the case of MOS transistors, in which a process-dictated abrupt transition in the gate oxide thickness at the gate edge from the gate to the source/drain region leads to a locally higher field strength between the gate edge and the source/drain region. Instead, a steady increase in the gate oxide thickness at the transition from the gate to the source/drain region is produced by the oxidation process. This avoids local field strength peaks with the consequence of

20

25

amplified degradation of the transistor parameters in this critical region. The transistor reliability is increased in this way, in particular at higher operating voltages of the kind which are customary in EEPROM applications, for example.

5

Since the polysilicon edge produced by the oxidation according to the invention has a convex profile, this convex gate edge also contributes to avoiding the local field strength peaks and thus to better transistor reliability.

10

Furthermore, the invention achieves a sufficiently high breakdown voltage of the source/drain regions, which is very advantageous, for example, in EEPROM applications again. combination processes, for example in the production of socalled embedded memories, it is therefore possible for source/drain regions of low-voltage logic transistors that are usually produced at a later point in time to be independently produced and optimized with fewer requirements on the dielectric strength. In the production of MOS transistors, it is advantageous that before the removal of the photoresist mask used during the photolithography, the source/drain implantation is effected through the uncovered silicon. The small doping gradient, which is responsible for the high breakdown voltage, of the source/drain diffusion for EEPROM applications, for example, is based on the fact that the implantation takes place relatively at the beginning of the entire production process and before the oxidation of the polysilicon which activates the

25

implanted silicon dioxide and drives it into the silicon substrate.

The invention also avoids the disadvantage of conventional etching processes in which the system-dictated gaps between the polysilicon paths lead to planarization problems in the subsequent planes. They can only be resolved at great expense through the use of deposition and etching back as well as chemical mechanical polishing. In contrast, the invention has the advantage of providing a filling with silicon oxide between adjacent polysilicon paths which has been formed from the polysilicon at this location that has not been used in any case and is to be removed. Additional method steps for planarization can thus be obviated.

The invention also overcomes a disadvantage of conventional etching processes which lead to a thinning of the field oxide and a corresponding decrease in the field oxide insulation properties, on the field oxide in those regions where the polysilicon has been removed. That loss then has to be compensated for by an increase in the field doping, but that in turn may have an adverse influence on certain transistor properties, such as breakdown and narrow width properties, for example, due to the resulting increase in the doping gradient at the Locos edge. In contrast thereto, the invention has the advantage that even in the field regions, unrequired polysilicon is converted into oxide, with the result that the field oxide

25

5

10

thickness is increased there by the corresponding amount. The thickness increase corresponds essentially to the original polysilicon thickness. This results in an increase, if appropriate, in the threshold voltage of a parasitic field oxide transistor for the overlying planes, such as the metallization layers, for example, or a possible second polysilicon plane.

In accordance with another mode of the invention, there is provided a production method which comprises curving the oxidation protection layer upward at lateral ends.

In accordance with a further mode of the invention, there is provided a production method which comprises carrying out the polysilicon conversion by thermal oxidation.

In accordance with an added mode of the invention, the oxidation protection layer is formed of at least one nitride layer.

In accordance with an additional mode of the invention, particularly good results are obtained by forming the nitride layer as an oxide-nitride (ON) sandwich or as an oxide-nitride-oxide sandwich layer (ONO layer) or as a nitrided oxide layer. Since all of these masking layers may be very thin, it is also possible to etch them by using simple wet-chemical agents with a tolerable size loss. Therefore, only low requirements are made of the stability of the photoresist.

5

10

In accordance with yet another mode of the invention, there is provided a production method which comprises carrying out a source/drain implantation through the uncovered silicon before the removal of the photomask used during the photolithography, for producing a MOS transistor.

In accordance with a concomitant mode of the invention, there is provided a production method which comprises carrying out the conversion of the polysilicon into silicon dioxide in the source/drain regions as well as the field oxide regions.

Other features which are considered as characteristic for the invention are set forth in the appended claims.

Although the invention is illustrated and described herein as embodied in a method for producing a memory cell, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.

The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.

Brief Description of the Drawings:

Figs. 1 to 5 are fragmentary, diagrammatic, cross-sectional views each illustrating a method step in a production of a transistor and of a capacitor as an EEPROM memory cell.

5

Description of the Preferred Embodiments:

Referring now to the figures of the drawings in detail and first, particularly, to Fig. 1 thereof, there is seen a silicon substrate 1 on which a silicon oxide layer 2 is situated in source/drain regions and between field oxide regions 8.

15

20

10

According to Fig. 1, a first polysilicon layer 3 (poly1) is produced on the silicon oxide layer 2. An oxide-nitride layer 4 (ON) is applied to the polysilicon layer 3 and then a photoresist mask 5 is applied to the oxide-nitride layer 4. The photoresist mask 5 corresponds to desired polysilicon structures and leaves the source/drain regions free. The oxide-nitride layer 4 is then removed at the resist-free locations through the use of an etching process, with the result that the polysilicon layer 3 is uncovered at these locations.

According to Fig. 2 implantation of source/drain regions is carried out through the uncovered polysilicon layer 3 immediately after the etching, and with the photoresist mask 5 being retained, by using phosphorus in the example illustrated.

10

Subsequently, according to Fig. 3, after removal of the photoresist mask 5 the uncovered polysilicon is converted into silicon dioxide 7 through the use of thermal oxidation with correspondingly selected temperature/gas conditions. In this process the oxide-nitride layer 4 having the structure produced according to Fig. 1 serves as a mask. At the end of the oxidation, the resulting polysilicon edge has a convex profile. Moreover, during the oxidation, an implanted element 6 is activated and driven into the silicon substrate 1. After the end of the oxidation, interspaces between the polysilicon structure are filled with thermal silicon dioxide and the polysilicon that was originally present is completely oxidized through at this point.

Even above the field regions 8, the unused polysilicon is converted into silicon dioxide 7, with the result that the field oxide thickness has increased there by somewhat more than an amount corresponding to the original polysilicon thickness.

Furthermore, an oxide-nitride-oxide sandwich 9 has been produced from the oxide-nitride layer 4 by superficial oxidation of the nitride layer.

According to Fig. 4, the production process is continued by applying a second polysilicon layer 10 in order to produce a capacitance between the first and second polysilicon layers 3, 10. A further photoresist mask 11 is applied to the second polysilicon layer 10 above the capacitor region and is

structured. The photoresist mask 11 is used to produce the second polysilicon layer 10 as an upper electrode of the desired capacitance. In this connection, Fig. 4 reveals that the breakdown field strengths are determined only by the properties of the planar ONO layer 9. Furthermore, outside the active regions, the effective field oxide thickness is increased by the amount of this field oxide thickness.

Fig. 5 shows that the polysilicon layer 10 has been removed except in the vicinity of the layer 9 and that the photoresist mask 11 has been removed.

I claim:

1. In a method for producing a memory cell having a transistor and a capacitor in an integrated circuit, the improvement which comprises:

initially providing a whole-area polysilicon layer;

covering the polysilicon layer with an oxidation protection layer;

structuring the oxidation protection layer by photolithography to produce a mask covering a gate region and a field region of the transistor by etching the oxidation protection layer and uncovering the polysilicon in unmasked regions, causing the oxidation protection layer remaining over the field region to form a dielectric and the underlying polysilicon to form a first electrode of the capacitor;

converting the polysilicon of the polysilicon layer in regions freed from the oxidation protection layer into silicon dioxide by local oxidation;

applying a further polysilicon layer with an inclusion of a remaining oxidation protection layer;

applying and structuring a photoresist mask to cover a region of the further polysilicon layer disposed above the field region for forming a second electrode of the capacitor; and

producing the second electrode of the capacitor by etching the further polysilicon layer in the unmasked regions.

- 2. The production method according to claim 1, which comprises removing the oxidation protection layer in regions not required for a remainder of the production process.
- 3. The production method according to claim 1, which comprises curving the oxidation protection layer upward at lateral ends.
- 4. The production method according to claim 1, which comprises carrying out the polysilicon conversion by thermal oxidation.
- 5. The production method according to claim 1, which comprises forming the oxidation protection layer of at least one nitride layer.
- 6. The production method according to claim 4, which comprises forming the nitride layer of oxide-nitride.

- 7. The production method according to claim 4, which comprises forming the nitride layer of an oxide-nitride sandwich.
- 8. The production method according to claim 4, which comprises forming the nitride layer of an oxide-nitride-oxide.
- 9. The production method according to claim 1, which comprises carrying out a source/drain implantation through the uncovered silicon before the removal of the photomask used during the photolithography, for producing a MOS transistor.
- 10. The production method according to claim 9, which comprises carrying out the conversion of the polysilicon into silicon dioxide in the source/drain regions as well as the field oxide regions.


5


Abstract of the Disclosure:

A method for producing a memory cell includes masking a desired polysilicon structure with an oxidation-inhibiting layer, preferably a nitride layer. The polysilicon above source/drain regions and field regions is then converted into silicon dioxide. At the same time, filling with silicon dioxide is effected between adjacent polysilicon paths. The field oxide thickness is increased by the conversion of polysilicon in the field regions as well. A second polysilicon layer is applied over a field region, with inclusion of the oxidation-inhibiting layer present there. One electrode of a capacitor is produced therefrom through the use of marking and etching, with the first polysilicon situated under the oxidation-inhibiting layer forming another electrode and the oxidation-inhibiting layer forming a dielectric. The structure provides a less complex masking and etching technique as well as improved reliability of the components.

20


LAG/tg







•

•







Docket No.: GR 95 P 1411

COMBINED DECLARATION AND POWER OF ATTORNEY IN ORIGINAL APPLICATION

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

METHOD FOR PRODUCING A MEMORY CELL

described and claimed in the specification bearing that title, that I understand the content of the specification, that I do not know and do not believe the same was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve month prior to this application, that I acknowledge my duty to disclose information of which I am aware which is material to the examination of this application under 37 C.F.R. 1.56a, and that no application for patent or inventor's certificate of this invention has been filed earlier than the following in any country foreign to the United States prior to this application by me or my legal representatives or assigns:

German Application Serial No. 195 28 991.9, filed August 7, 1995, the International Priority of which is claimed under 35 U.S.C. §119; and International Application Serial No. PCT/DE96/01477, filed August 7, 1996, the Priority of which is claimed under 35 U.S.C. §120.

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

HERBERT L. LERNER (Reg.No.20,435)
LAURENCE A. GREENBERG (Reg.No.29,308)
WERNER H. STEMER (Reg.No.34,956)

Address all correspondence and telephone calls to:

LERNER AND GREENBERG, P.A. POST OFFICE BOX 2480 HOLLYWOOD, FLORIDA 33022-2480

> TEL: (954) 925-1100 FAX: (954) 925-1101

I hereby state that I have reviewed and understand the contents of the aboveidentified specification, including the claims, as amended by any amendment referred to above.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF SOLE IN	VENTOR:	GUNTHER PLASA
INVENTOR'S SIGNATURE:		
DATE:		
Residence: BERNAU, GERMANY		
Country of Citizenship:	GERMANY	
Post Office Address:	FELDEN 1 A D-83233 BERNAU GERMANY	